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Abstract— A new analytical model is presented in this work 
to predict power losses and waveforms of high-voltage 
silicon SuperJunction (SJ) MOSFET during hard-
switching operation. This model depends on datasheet 
parameters of the semiconductors, as well as, the parasitics 
obtained from the printed circuit board characterization. 
It is important to note that it also includes original features 
accounting for strong capacitive non-linearities and 
displacement currents. Moreover, these features demand 
unusual extraction of electrical characteristics from 
regular datasheets. A detailed analysis on how to obtain 
this electrical characteristics is included in this work.  
Finally, the high accuracy of the model is validated with 
experimental measurements in a double-pulse buck 
converter setup by using commercial SJ MOSFET, as well 
as, advanced device prototypes under development. 
I. INTRODUCTION 
High-voltage Super-Junction (SJ) MOSFET in the range of 
600 V have been in the market for around 20 years. As 
frequencies of operation increase to miniaturize passive 
components of the system, the prediction of switching losses in 
power converters is becoming more complex and necessary. A 
deep understanding of the transients is crucial to achieve proper 
models with realistic reproduction of the measured waveforms. 
Hence, the aim of this work to provide an accurate and 
physically meaningful analytical model to estimate switching 
losses in SJ MOSFET. 
In prior literature a large number of piecewise analytical 
models address the dynamic behavior of the power switches 
[1]-[5]. All these models have in common the segmentation of 
a single operation cycle in different time intervals. In this sense, 
the turn-on and turn-off are constituted by multiple intervals. 
Each one of these intervals has an associated equivalent circuit 
in reference to the switch action within an inductive switching 
topology like the one plotted in Fig. 1a. Some of these models 
[3]-[5] are mainly focused on the low voltage range (<40V), 
thus being, specialized in emulating features related to high-
speed switching rather than replicating the details related to the 
architecture of the device. Other works [1],[2] provide 
dedicated models for high voltage MOSFET (>500V). 
However, these models are actually designed for Planar 
technologies (see Fig. 1b) meaning some characteristics of SJ 
MOSFET (see Fig. 1c) are not taken into consideration. 
 
                              (a)             (c) 
Fig. 1.  (a) Circuit scheme to derive the analytical model and to perform 
Mixed-Mode simulations. (b) Cross section of Planar MOSFET. (c) Cross 
section of SuperJunction MOSFET built by using TCAD tools. In the 
performed simulations only a half of the basic cells in (b) or (c) are combined 
with the circuit in (a).  
Among the peculiar features of the SJ MOSFET, the non-
linear parasitic capacitances appear as a major hindrance in 
analytical models. As a matter of fact, CDS and CGD show a 
reduction of several orders of magnitude when sweeping VDS 
from zero to more than a hundred volts (see Fig. 2b). Many 
works model this effect by an effective constant capacitance 
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(Ceff) extracted by integrating the capacitance along the voltage 
range of interest [6]. This approach can be really inefficient in 
a piecewise model like the one presented in this work due to the 
consideration of several values of capacitance in order to obtain 
the analytical model. Other models propose a capacitive decay 
which is linear with VDS [7] or proportional to (1+VDS/Φ)-1/2, 
where Φ is an adjustment parameter [3],[4]. These two 
approaches increase the accuracy of the circuit analysis with 
respect to Ceff in the analysis of Planar MOSFET, however their 
precision could be insufficient for SJ MOSFET. Finally, recent 
work suggests the use of multiple constant capacitances for 
different intervals of time [1]. Nevertheless, the extraction of 
the different capacitances does not follow an established 
methodology neither a physical meaning is attributed. 
Inspired by the model in [1] a new analytical model that 
defines two separated values of capacitance (CDS1,2 and CGD1,2),  
has been developed schematically defined by dotted lines in 
Fig. 2a. It should be noted that the model presented in this paper 
is a black-box and does not take into account the architecture of 
the MOSFET but the behaviour of its capacitances. The relation 
between C and VDS has been studied in previous works [12]. 
The transition from one capacitive value to the other is 
determined by the relative value of VDS with respect to a VFD. 
The latter has the physical meaning of being the voltage at 
which the MOSFET drift region is fully-depleted.  Aside from 
the non-linear capacitances, extensively described in Section II, 
the new model also includes a correction to the displacement 
currents inside the MOSFET. Despite a few papers mentioning 
the impact of the displacement current on the power dissipation 
[8]-[10], this effect has never been included before in an 
analytical model. The details for the current displacement 
modeling will be found in Section III. Further discussion on 
minor elements of the model and the deployment of the 
complete formulation are the contents of Section IV. Section V 
presents the experimental validation and discussion of the 
model and, eventually, Section VI is devoted to draw 
conclusions and to define future lines of work. 
II. NON-LINEAR CAPACITANCES 
The dynamic effects caused by the non-linear capacitances 
need to be taken into account in order to have an accurate 
analytical model. In order to tackle these effects two different 
values of CDS and CGD are defined for voltages above and below 
a newly defined VFD voltage. As shown in Fig. 2a, a step 
function sets CDS1 and CGD1 when VDS < VFD whereas CDS2 and 
CGD2 are activated when VDS > VFD. The inset pictures in Fig. 2 
display the equipotential line distribution in the cross section of 
a half-pitch cell in Planar and SJ MOSFET. Both structures are 
built using TCAD tools [11]. From them, it can be inferred that 
CDS1 represents the horizontal capacitance when the vertical PN 
pillar starts depleting charge to the lateral direction. The 
accumulation of potential lines in a relatively thin (<10µm per 
half pitch) and large capacitive area (>40µm per half pitch) 
result in a very high capacitance. Differently, CDS2 incarnate the 
vertical capacitance after the charge between pillars is 
completely depleted. In this case the potential lines are stacked 
vertically in a relatively thick (>40µm per half pitch) and small 
capacitive area (<10µm per half pitch), thus giving a very small 
capacitance. Since the MOS gates lay above the N pillars, the 
full depletion of these pillars enables the potential lines to be 
relieved from the gate oxide towards the silicon underneath. 
Subsequently, the transition from CGD1 to CGD2 will be 
correlated to the transition from CDS1 to CDS2. 
From a waveform perspective, the full depletion of the drift 
region in SJ MOSFET is translated into a steep variation of the 
dVDS/dt when VDS is equal to VFD. As it will be further 
described in Section IV, VDS reaches VFD at the beginning of 
the Miller Plateau during the turn-on and, oppositely, at the end 
of the Miller Plateau during the turn-off. It is important to note 
that, in prior literature [1], the inflection point during the VDS 
raise or fall was never related to VFD but confused with the 
voltage drop during conduction. Furthermore, this 
phenomenology, genuine to SJ MOSFET, does not appear in 
Planar MOSFET. As shown in Fig. 2b, the depletion from the 
PN junction at the silicon surface is always extending vertically 
towards the bottom of the drift region. This implies that the 
capacitive area for CDS and CGD is always the same one and it 
only increases with the depth when a certain voltage is applied. 
It is this effect, the one that causes VDS to rise and drop 
progressively during transients when working with Planar 
MOSFET. 
      
               (a)            (b) 
Fig. 2.  Schematic dependence of CDS and CGD with VDS in (a) SJ MOSFET 
and (b) Planar. Equipotential lines and equivalent capacitances are 
plotted in the MOSFET drift region for three VDS values. Dotted lines in 
(a) indicate CDS1,2 and CGS1,2 ,as well as, the step function that is used to 
approximate non-linear capacitances in the new theoretical model. 
The CDS and CGD transition from high to low values has 
been discussed above for an ideal SJ MOSFET structure. 
However this transition could be more or less abrupt depending 
on the charge balance between N and P pillars, the different cell 
pitch at the termination and many other technological factors. 
Consequently, sometimes it becomes difficult to define an 
effective VFD that separates the two levels of capacitance. In this 
manuscript, we propose a methodology to extract VFD based on 
the VDS value at which QRSS reaches 90% of QRRS at VDD 
(maximum reverse voltage). In a similar fashion as in other 
datasheet standards (e.g.; definition of reverse recovery charge 
or QRR), a percentage below 100% avoids issues related to large 
saturation tails for QRSS. In order to validate this method, four 
different SJ MOSFET have had VFD calculated from datasheets 
and also extracted from VDS waveforms, see Figs. 3 and 4. It is 
important to note, that samples #1, #2 and #3 are commercially 
available, whereas sample #4 is a prototype produced by ON 
Semiconductor. A comparison between the VFD calculated from 
the datasheet capacitance graphs and the VFD estimated from 
transient VDS waveforms (inflection point) is shown in Table I 
proving the validity of this method. It is worth remarking that 
VFD tends to lower values in ultimate SJ MOSFET generations. 
This fact, related to the smaller cell pitch, has interesting 
advantages to reduce the switching MOSFET power losses 
(PSW), as it will be discussed in Section V. 
 
Fig. 3.  QRSS and CRSS vs. VDS for four different SJ MOSFETs. QRSS is 
normalized to QRSS@VDD.for illustrative purposes. Dotted lines indicate 
VFD when QRRS reaches 90% of QRSS@VDD. 
TABLE I.  TESTED SJ MOSFETS WITH THEIR RON AND VFD  
Sample Device 
RON 
(mΩ) 
VFD (V)  
Measured Analytical 
#1 IPA60R190C6 170 46 47 
#2 STF23NM60ND 150 23 24 
#3 FCPF22N60NT 140 31 28 
#4 ON Semi prototype 145 8 8 
 
Fig. 4.  Measured VDS vs. time for four different SJ MOSFETs. The 
measurements are performed by using a double-pulse setup in a similar 
circuit as Fig. 1a (VDD = 100 V, IDD = 4 A). The VDS inflection point is 
perfectly correlated to the VFD definition in Fig. 3. 
III. CURRENT DIVERSION 
The current diversion phenomenon, triggered by the 
existence of displacement currents which internally charge and 
discharge the capacitances within the device, consists on the 
division of the MOSFET source current (IS) into two 
components: the current that flows through the channel (ICH) 
and the current that flows through the output capacitance 
(ICOSS).   
This effect, experimentally proven in [10], only takes place 
during some specific periods of time within fast turn-on and 
turn-off events. An alternative method used in this manuscript 
to study the current diversion is the Mixed-Mode simulation. 
Mixed-Mode simulation combines the TCAD structures in Fig. 
1b with the SPICE circuit depicted in Fig. 1a. Hence, the 
physical effects in the SJ MOSFETs are captured with more 
accuracy than using SPICE-based models. A direct 
consequence is the recognition of current due to hole or electron 
flow, corresponding to ICOSS and ICH, respectively. For the 
specific case of SJ MOSFET #4 (ON Semiconductor 
prototype), the technological and geometrical parameters are 
perfectly detailed in the TCAD structure. This structure is 
therefore selected to exemplify the current diversion effect as 
well as to calibrate the same effect in the analytical model. 
The simulated waveforms during the turn-off, calculated by 
SDEVICE from Sentaurus™ [11], are plotted in Fig. 6 for two 
different values of external gate resistance (RG_EXT). The 
selection of 150 Ω and 10 Ω for RG_EXT allows the analysis of 
slow and fast transitions. In both cases, an ICH fall is observed 
at the start of the Miller plateau. The remaining current level 
after the current fall is defined as current plateau (IP) and it 
becomes a fundamental piece of our analytical model. 
Interestingly, ICH falls down to IP due to the charging of COSS by 
ICOSS, as it can be seen in Fig. 5. Note that this occurs in parallel 
to VDS rise. It is therefore deduced, for small RG_EXT, the need 
to charge COSS in a short time demands high ICOSS, temporally 
diverted from ICH. The reduction of IP at small RG_EXT is more 
prominent for values below 20 Ω, as it is observed in Fig. 6c. A 
similar phenomenology occurs in a lesser extent to charge CISS 
when part of IS diverts to IG. Such a second order current 
diversion, only noticeable in the case of 10 Ω for RG_EXT, is 
neglected in this model for simplification.  
 
Fig. 5.   Simplified model of the MOSFET to explain current diversion effect. 
The key to obtain accurate ICOSS and ICH waveforms in this 
analytical model is IP value. In order to model IP with accuracy, 
it needs to be taken into account, that there is a high dependency 
of this value with RG_EXT. Therefore by taking that into account 
and relating IP also with circuit behaviour and device data, a 
general analytical formula has been developed empirically by 
observing IP patterns in the simulated waveforms. This 
analytical formula is provided in (1), 
 𝐼𝑝 = 𝐼𝐷𝐷𝑒
−𝑘
𝑄𝐷𝑆𝑉𝐺𝐺
𝑄𝐺𝐷𝐼𝐷𝐷𝑅𝐺 (1) 
where the dependencies with IDD which is the current in the 
MOSFET when is turned on , RG which is the sum of RG_EXT 
and RG_INT, VGG which is the driving voltage of the MOSFET, 
QGD and QGS are taken into account and where k is a parameter 
of adjustment. The value of k is adjusted to 1.2 empirically to 
match the analytical and simulated IP for SJ MOSFET #4. It is 
noteworthy that this value remains constant for different current 
(IDD) conditions. A good correlation for IP vs. RG_EXT is 
demonstrated in Fig. 7 comparing analytical and simulated 
values for IDD 4 and 10 A. 
In the context of our piecewise model, IP becomes relevant in 
the second and third stages of the turn-off as explained in the 
following section. During the turn-off plateau region, IP 
calculated in (1) is subtracted from ICH, which represents the 
unique current able to generate losses by Joule effect. 
Conversely, during the turn-on plateau region, IP is added to ICH. 
The latter, perfectly counterbalances the lower MOSFET power 
loss at the turn-off (PSW,OFF) by a higher MOSFET power loss 
at the turn-on (PSW,ON) [9]. Hereafter, for practical reasons, our 
model automatically adds the difference between PSW,OFF 
calculated by ID and ICH to PSW,ON calculated by ID.  
 
        (a) 
 
  
(b) 
 
    (c) 
Fig. 6.  Simulated current and voltage waveforms during the turn-off for 
(a) RG_EXT=150Ω and (b) RG_EXT=10Ω (IDD = 4 A). The ICH value during the 
Miller plateau, otherwise named IP, is indicated in both cases. (c) Variation of 
ICH with RG, in order to show the effect over the current plateau (IP). 
 
Fig. 7.  IP vs. RG_EXT extracted from analytical model (lines) and simulations 
(symbols). IDD is 4 and 10 A. IP = ICH = IDD for large RG_EXT. 
IV. ANALYTICAL MODEL DESCRIPTION 
The proposed piecewise analytical model is divided in 
multiple stages in both the turn-on (see Fig 8a) and turn-off (see 
Fig. 8b). Each one of these total ten stages is defined by 
observing patterns in the measured waveforms of different SJ 
MOSFETs in a DC/DC converter. Hence, this model reliability 
has only been tested for DC/DC converter under normal 
operating conditions for the MOSFET. It should be noted that 
turn on and turn off are completely independent. In order to 
estimate the waveforms, the equations need to be used 
sequentially, always calculating all the parameters from the 
previous stage before proceeding to the next stage (e.g. stage 1 
parameters need to be calculated before proceeding into stage 
2). 
A. Turn on (Stage 1-5) 
Stage 1 (t0-t1): At the start of this stage the voltage applied 
between the gate and the source (VGS) is zero. By increasing 
VGG, both CGS and CGD will start being charged, thus increasing 
VGS exponentially, as shown in (2) with 𝜏𝑖𝑠𝑠 = 𝑅𝐺 ∙ [𝐶𝐺𝑆2 +
𝐶𝐺𝐷2]. At this stage the MOSFET is supporting high voltage, 
therefore CGS2 and CGD2 are going to be used. 
 𝑉𝐺𝑆(𝑡) = 𝑉𝐺𝐺[1 − 𝑒
−(𝑡−𝑡0) 𝜏𝑖𝑠𝑠⁄ ] (2) 
During this stage the diode will still be conducting until VGS 
reaches the threshold voltage value (Vth) that is reached by the 
end of this stage. Therefore, the MOSFET is not conducting and 
the voltage between drain and source (VDS) is equal to VDD. 
Stage 2 (t1-t2): In this stage VGS surpasses the threshold 
voltage which means that the current will start increasing from 
zero. Thus, making VDS to start dropping.  In this case t2 – t1 is 
defined as the time it takes the current to go from 0 A to ID_PEAK, 
where ID_PEAK is the peak current reached thanks to the reverse 
recovery of the diode. Therefore, it is important to be able to 
characterize the reverse recovery effect of the diode correctly. 
For this reason, an approximation similar to the one explained 
in [1] is going to be used, considering the QRR of the diode and 
the di/dts in order to obtain ID_PEAK. VGS also reaches a peak by 
the end of this stage that is defined by: 
 𝑉𝐺𝑆_𝑃𝐸𝐴𝐾 =  
𝐼𝐷_𝑃𝐸𝐴𝐾
𝑔𝑓𝑠
+ 𝑉𝑡ℎ (3) 
where gfs is the transconductance of the MOSFET. 
It is important to take into account that during this stage the 
FET can either be working in the ohmic region or in the 
saturation region. In this analytical model only the saturation 
region is going to be considered, due to the characteristics of 
the application. 
In the case under study the current starts increasing 
following   VGS. VGS is obtained from the Laplace 
transformation of the equivalent circuit of the stage as done in 
previous works [1],[2]. 
 𝑉𝐺𝑆(𝑡) = 𝑉𝐺𝑆_𝑃𝐸𝐴𝐾 − (𝑉𝐺𝑆_𝑃𝐸𝐴𝐾 − 𝑉𝑡ℎ)[𝑒
−(𝑡−𝑡1) 𝛽⁄ ] (4) 
 
 
         (a) 
 
           (b) 
Fig. 8.  Piecewise analysis of current and voltage waveforms for SJ 
MOSFETs during (a) turn-on and (b) turn-off. 
𝐼𝐷(𝑡) = 𝑔𝑓𝑠[𝑉𝐺𝐺 − 𝑉𝑡ℎ] 
 {1 −
1
𝜏𝑎 − 𝜏𝑏
(𝜏𝑎(𝑒
−(𝑡−𝑡1) 𝜏𝑎⁄ )
𝑞
− 𝜏𝑏(𝑒
−(𝑡−𝑡1) 𝜏𝑏⁄ )
𝑞
)} (5) 
 𝑉𝐷𝑆(𝑡) = 𝑉𝐷𝐷 − (𝐿𝑠 + 𝐿𝑑)
𝑑𝐼𝐷
𝑑𝑡
 (6) 
where LS and LD are parasitic inductances that are depicted in 
the circuit of Fig. 1a. The following parameters are to be applied 
to (5). 
 𝜏𝑛 = 𝑅𝐺(𝐶𝐺𝑆2 + 𝐶𝐺𝐷2) + 𝑔𝑓𝑠 ∙ 𝐿𝑠 (7) 
 𝜏𝑚 = √𝑅𝐺 ∙ 𝐶𝐺𝑆2 ∙ 𝑔𝑓𝑠(𝐿𝑠 + 𝐿𝑑) (8) 
 𝜏𝑎 =
2𝜏𝑚
2
(𝜏𝑛 − √𝜏𝑛2 − 4𝜏𝑚2 )
 (9) 
 𝜏𝑏 =
2𝜏𝑚
2
(𝜏𝑛 + √𝜏𝑛2 − 4𝜏𝑚2 )
 (10) 
It is important to note that in (5), q is a fixed value that was 
experimentally adjusted to fit SJ MOSFET di/dt and it has the 
same value for the four MOSFET under study. Also, gfs is non-
linear and it varies with ID. gfs will be considered constant for 
the value of IDD under study, even though the current through 
the MOSFET changes during the switching stage.  
Stage 3 (t2-t3): At this time, the MOSFET VDS starts 
dropping until it reaches VFD and the current drops to zero in 
the diode, meaning it is equal to IDD in the MOSFET. Therefore, 
the amount of time required for this stage is not as simple to 
calculate as in other stages, mainly because t3 can either be 
considered as the time VDS reaches VFD or the time it takes for 
ID to reach IDD. For this analysis both times will be calculated, 
and t3 will be taken as the time it takes longer to achieve. This 
is the reason t2.5 is defined in this stage, t2.5 will always be 
considered as the time VDS reaches VFD. So in the case it takes 
longer for VDS to reach VFD, t3 will be equal to t2.5. During this 
stage ID reaches IDD, in order to model this slope, the frequency 
of oscillation of the ringing is going to be taken into account 
considering a sinusoidal waveform for the ringing of the 
current. Therefore, ID is modelled as followed: 
 𝑓𝑜𝑠𝑐 =
1
2𝜋√(𝐿𝑑 + 𝐿𝑠)(𝐶𝐺𝐷2 + 𝐶𝐷𝑆2)
 (11) 
 𝐼𝐷(𝑡) = [𝐼𝑑_𝑃𝐸𝐴𝐾 − 𝐼𝐷𝐷] cos(𝜔𝑜𝑠𝑐(𝑡 − 𝑡2)) + 𝐼𝐷𝐷 (12) 
 If IDD is reached before VFD, ID is kept constant at IDD 
value and VFD will eventually be reached in the next stage. 
Otherwise, VFD will be defined by (13) until the time is t2.5. 
From t2.5 till t3 VDS will be defined by (14) 
 𝑉𝐷𝑆(𝑡) = 𝑉𝐷𝑆2 − [
𝑉𝐺𝐺 − 𝑉𝑚𝑖𝑙𝑙𝑒𝑟
𝑅𝐺 ∙ 𝐶𝐺𝐷2
] (𝑡 − 𝑡2) (13) 
where, 𝑉𝑚𝑖𝑙𝑙𝑒𝑟 =
𝐼𝐷𝐷
𝑔𝑓𝑠
+ 𝑉𝑡ℎ. 
  𝑉𝐷𝑆(𝑡) = 𝑉𝐹𝐷 ∙ [𝑒
−(𝑡−𝑡2.5) 𝛼⁄ ] (14) 
In (14), α is the value that allows VDS to be equal to Vds_on at t4. 
The time t4 can be defined as t4 = t2 + tmp, where tmp is the time 
of the Miller Plateau that is obtained as shown in (15). 
 𝑡𝑚𝑝 =
(𝑉𝐹𝐷 − 𝑉𝑑𝑠_𝑜𝑛) ∙ (𝑅𝐺_𝑒𝑥𝑡 + 𝑅𝐺_𝑖𝑛𝑡) ∙ 𝐶𝐺𝐷1
(𝑉𝐺𝐺 − 𝑉𝑡ℎ)
 (15) 
Finally for this stage, VGS is defined as shown in (16). When 
Vmiller is reached VGS is kept constant at that value. 
 𝑉𝐺𝑆(𝑡) = 𝑉𝐺𝑆_𝑃𝐸𝐴𝐾 +
1
𝑔𝑓𝑠
∙
𝑑𝑖
𝑑𝑡
∙ (𝑡 − 𝑡2) (16) 
Stage 4 (t3-t4): The time this stage lasts is determined by (15) 
as explained before. VDS is given by (14) and the current is kept 
constant at IDD value. It should be noted that from this point 
onwards the model is no longer working in the high voltage 
range and CGD1 and CDS1 are going to be used. 
Stage 5 (t4-t5): At this stage the MOSFET is in the on state, 
therefore VDS(t) is kept at Vds_on and ID(t) is kept at IDD. In terms 
of VGS, it continues to charge up the output capacitance (COSS) 
following the next equation, where 𝜏𝑜𝑠𝑠 = 𝑅𝐺 ∙ (𝐶𝐺𝐷1 + 𝐶𝐷𝑆1). 
 𝑉𝐺𝑆(𝑡) = 𝑉𝑚𝑖𝑙𝑙𝑒𝑟 + (𝑉𝐺𝐺 − 𝑉𝑚𝑖𝑙𝑙𝑒𝑟) (1 − (𝑒
−(𝑡−𝑡4) 𝜏𝑜𝑠𝑠⁄ )) (17) 
B. Turn off (Stage 6-10) 
Stage 6 (t0-t1):  During this stage VGS starts at VGG value. 
The moment VGG is set to zero, VGS starts decreasing steadily, 
due to the discharge of the parasitic capacitances of the 
MOSFET, as shown in (18) where 𝜏𝑖𝑠𝑠 = 𝑅𝐺(𝐶𝐺𝑆1 + 𝐶𝐺𝐷1). At 
this stage the MOSFET is supporting low voltage, therefore 
CGS1 and CGD1 are going to be used. 
The MOSFET is still in conduction mode in this stage, 
therefore, ID and VDS are both kept at IDD and VDD respectively, 
and ICH is kept at IDD. 
 𝑉𝐺𝑆(𝑡) =  𝑉𝐺𝐺 ∙ 𝑒
−(𝑡−𝑡0) 𝜏𝑖𝑠𝑠⁄  (18) 
The end of this stage is set when VGS reaches the level of 
the Miller Plateau, Vmiller. 
Stage 7 (t1-t2):  In this stage, VDS begins to increase, as stated 
by (19), not necessarily reaching VFD by the end of this stage. 
The duration of this stage is defined by the Miller Plateau time. 
This duration can be calculated by using (20).  
 𝑉𝐷𝑆(𝑡) = 𝑉𝑑𝑠_𝑜𝑛 ∙ 𝑒
−(𝑡−𝑡1) 𝛾⁄  (19) 
 𝑡𝑚𝑝 =
(𝑅𝐺_𝑒𝑥𝑡 + 𝑅𝐺_𝑖𝑛𝑡)(𝑉𝐹𝐷 − 𝑉𝑑𝑠_𝑜𝑛)𝐶𝐺𝐷1
𝑉𝑡ℎ
 (20) 
During this time ID is still constant at IDD level and VGS is 
constant at Vmiller voltage. Although, the drain current is 
constant, the current going through the channel (ICH) starts to 
drop reaching the current plateau level (IP) and keeping this 
current during the whole duration of this stage. IP is calculated 
as shown in (1). As for the drop of ICH, it is calculated as shown 
in (21), taking into account that it is CGD the capacitance that 
needs to be discharged through the channel of the MOSFET at 
this stage. 
 𝐼𝐶𝐻(𝑡) = (𝐼𝑃 − 𝐼𝐷𝐷)𝑒
−(𝑡−𝑡1)/(𝑅𝐺𝐶𝐺𝐷1) − 𝐼𝑃  (21) 
Stage 8 (t2-t3):  During this stage VDS will continue to 
increase until it reaches VDD, meaning CDS2 and CGD2 are going 
to be used from this stage until the end of the turn off. ID will 
start to drop and it should reach zero before VDD is reached in a 
SJ MOSFET. ICH will also drop and in this case with the same 
slope ID drops until it reaches zero. 
As it was done in stage 3, the moment in time when VDS 
reaches VFD will be defined as t2.5. Thus, VDS will be defined by 
(19) until this value is reached and then VDS will follow (22) 
until it reaches VDD. 
 𝑉𝐷𝑆(𝑡) = 𝑉𝐹𝐷 +
(𝑉𝐺𝐺 − 𝑉𝐹𝐷)
𝑅𝐺𝐶𝐺𝐷2
(𝑡 − 𝑡2.5) (22) 
 𝐼𝐷(𝑡) = 𝑔𝑓𝑠 [
𝑉𝑚𝑖𝑙𝑙𝑒𝑟
(𝜏𝑎 − 𝜏𝑏)
(𝜏𝑎(𝑒
−(𝑡−𝑡1) 𝜏𝑎⁄ ) − 𝜏𝑏(𝑒
−(𝑡−𝑡1) 𝜏𝑏⁄ )) − 𝑉𝑡ℎ] (23) 
In this scenario VGS is constant at a lower level than the 
Miller Plateau that can be defined as VMiller1, that is dependent 
of the IP previously calculated. 
 𝑉𝑚𝑖𝑙𝑙𝑒𝑟1 =
𝐼𝑃
𝑔𝑓𝑠
+ 𝑉𝑡ℎ (24) 
Stage 9 (t3-t4):  In super-junction devices ID should be zero 
by the start of this stage due to di/dts being much higher than in 
planar MOSFET, thus implying that the MOSFET will not 
enter this stage and could be considered as part of stage 8. 
Stage 10 (t4-t5):  In this final stage of the turn off, VGS will 
drop from Vmiller1 until it reaches zero while COSS is being 
discharged. As for VDS and ID both remain constant at VDD and 
zero respectively. For the sake of completion parasitic effects 
of the circuit can be used in order to add overshoot and ringing 
to the waveforms, as it was done in previous works [1]. It is 
important to note that these effects are not going to have a 
dramatic influence over the losses and they will improve the 
matching of the experimental and analytical waveforms to an 
extent. 
 𝑉𝐷𝑆(𝑡) = 𝑉𝐷𝐷 + 𝑉𝑚𝑎𝑥 ∙ 𝑒
−𝛼(𝑡−𝑡4) (25) 
 𝑉𝐺𝑆(𝑡) =
𝑉𝑚𝑖𝑙𝑙𝑒𝑟1
𝜏𝑎 − 𝜏𝑏
(𝜏𝑎(𝑒
−(𝑡−𝑡4) 𝜏𝑎⁄ ) − 𝜏𝑏(𝑒
−(𝑡−𝑡4) 𝜏𝑏⁄ )) (26) 
 
𝐼𝐷(𝑡) = −(𝐶𝐺𝐷2 + 𝐶𝐷𝑆2) ∙ 𝑉𝑚𝑎𝑥𝑒
−𝛼(𝑡−𝑡4) ∙ 𝜔 
∙ 𝑠𝑖𝑛(𝜔(𝑡 − 𝑡4)) + 𝛼 ∙ 𝑐𝑜𝑠(𝜔(𝑡 − 𝑡4)) 
(27) 
 𝛼 =
𝑅𝐺_𝑖𝑛𝑡
2 ∙ (𝐿𝑠 + 𝐿𝑑)
 (28) 
 𝜔 = √
1
(𝐶𝐺𝐷2 + 𝐶𝐷𝑆2)(𝐿𝑑 + 𝐿𝑠)
− 𝛼2 (29) 
V. EXPERIMENTAL VALIDATION AND DISCUSSION 
The experimental validation of the analytical model is 
carried out by means of a DC/DC buck converter where the 
Device Under Test (DUT) is switched by a double pulse (VDD 
= 100 V and IDD = 4A). In order to obtain the waveforms of the 
current though the DUT, a shunt resistor is placed in series to 
its source to measure the source current (IS). Moreover, voltage 
probes are placed to sense VGS and VDS. Even though diverse 
operation conditions were tested, the set of conditions in Table 
II is selected for the validation of the model. This selection is 
optimal with respect to the reduction of the current ringing as 
well as identification of  VFD. There are also included in Table 
II the parasitic inductances of the PCB board, thus completing 
the dataset corresponding to the setup, that have been obtained 
by using finite element on the PCB design, as well as, adding 
the parasitic inductance from the TO-220 package. Aside from 
the data in Table II, a second group of data, summarized in 
Table III, is related to the electrical characteristics of the SJ 
MOSFET used as a DUT. These electrical characteristics are 
collected from the datasheet of SJ MOSFET for all the samples 
under analysis shown in Table III, Fig. 9 explains thoroughly 
the process it needs to be followed to extract the parameters 
correctly.  Both datasets are the essential inputs that our 
analytical model requires. The model has been implemented in 
MatLAB® in order to generate waveforms and to compute the 
dissipated powers in a time range of a few seconds. 
 
Fig. 9.  Flowchart explaining the parameter extraction process for the 
analytical model. 
The waveforms calculated with the analytical model and 
measured in the test setup are compared in Fig. 10 for samples 
#1 and #3 which are the samples with more different switching 
waveforms for both transients, since sample #2 has similar 
waveforms to sample #1 and sample #3 has similar waveforms 
to sample #4. These waveforms correspond to the dynamic 
evolution of VDS (Fig. 10c), VGS  (Fig. 10a) and ID (Fig. 10b) 
during turn-on and turn-off (considering the measured IS equal 
to -ID). Furthermore, the instantaneous dissipated power 
(PSW,SP), defined as VDS·ID, is represented in Fig. 10d to identify 
the position of the power peaks during the transients. It should 
be noted that the time scale differs in order to show the 
reliability of the analytical model during the transients. 
By simple comparison of the waveforms, it can be seen that 
the analytical model is able to match the experimental 
waveforms with accuracy. The consideration of VFD, helps 
greatly in this task in the case of VDS, and especially in VGS, 
improving the match between stage times and Miller plateau 
levels. In spite of this, ID continues showing some discrepancies 
during the turn-on due to the modeling of the reverse recovery. 
In this sense, the value of di/dt matches but the reverse recovery 
peak introduces some error in the power loss calculation.  
TABLE II.  OPERATION CONDITIONS AND PCB INDUCTANCES 
Parameter Value 
RG_EXT [Ω] 150 
LS [nH] 16  
LD [nH] 12  
VGG [V] 12 
VDD [V] 100 
IDD [A] 3 
f [kHz] 100 
TABLE III.  SJ MOSFET PARAMETERS IN THE ANALYTICAL MODEL 
Parameter 
MOSFET Samples 
#1 #2 #3 #4 
CGD1[pF] 2000 2200 500 920 
CGD2 [pF] 15 9.5 18 12 
CGS [pF] 1500 2000 2000 1720 
CDS1 [pF] 7000 6700 6500 29000 
CDS2 [pF] 70 60 70 65 
VFD [V] 47 24 28 8 
RG_INT[Ω] 8.5 4 4 6.5 
gfs 3 5 6.5 3 
Rds_on[mΩ] 170 150 140 150 
These waveforms are used in order to estimate the losses 
during the switching stage, formerly called PSW. The PSW 
calculation is done by integration of PSW,SP in Fig. 10d, or by 
using (30) 
 𝑃𝑠𝑤 = 𝑓 ∫ 𝑉𝐷𝑆(𝑡)𝐼𝐷(𝑡) 𝑑𝑡 (30) 
The intervals of integration are delimited by the start of VDS fall 
and the end of VGS raise, for PSW,ON, and by the start of the VGS 
fall and the end of the VDS raise, for PSW,OFF (PSW= PSW,ON + 
PSW,OFF). Note that, at this point, the effect of the current 
diversion is not yet considered, due to the fact that it cannot be 
compared with experimental data. 
 
(a) 
 
(b) 
 
(c) 
 
(d) 
Fig. 10.  Comparison between measured (solid lines) and analytical (dotted 
lines) waveforms for (a) VGS (b) ID, (c) VDS and (d) the instantaneous 
dissipated power (PSW,SP). 
After applying (30), all the analytical and measured PSW,ON 
and PSW,OFF are summarized in Table IV for samples #1, #3 and 
#4. A maximum of 21% percent of error in a separated transient 
event is observed, which proves the good accuracy of the 
model. Even more, this percentage falls below the 20% when 
considering the error over PSW. 
TABLE IV.   SWITCHING POWER LOSS COMPARISON (CURRENT 
DIVERSION NOT INCLUDED) 
Sample  
Method 
Error 
Analytical Experimental 
#1 
PSW,ON [W] 2.96 2.46 +17% 
PSW,OFF [W] 2.99 3.42 -13% 
PSW [W] 5.95 5.88 +3% 
#2 
PSW,ON [W] 3.01 2.65 +12% 
PSW,OFF [W] 2.91 3.04 -4% 
PSW [W] 5.92 5.69 +4% 
#3 
PSW,ON [W] 2.29 1.99 +13% 
PSW,OFF [W] 1.38 1.09 +21% 
PSW [W] 3.67 3.08 +16% 
#4 
PSW,ON [W] 2.82 2.32 +20% 
PSW,OFF [W] 0.91 0.82 +10% 
PSW [W] 3.73 3.14 +15% 
TABLE V.  IMPACT OF CURRENT DIVERSION ON POWER LOSSES 
 (SAMPLE #4, RG_EXT = 150Ω) 
 
Without current 
diversion 
With current diversion 
PSW,ON 
[W] 
PSW,OFF 
[W] 
PSW 
[W] 
PSW,ON 
[W] 
PSW,OFF 
[W] 
PSW 
[W] 
Experimental 2.32 0.82 3.14 --- --- --- 
Mixed-Mode 2.53 1.03 3.56 3.27 0.29 3.56 
Analytical 2.82 0.91 3.73 3.24 0.49 3.73 
 
In a more advanced analysis of PSW, the current diversion 
explained in Section III is considered by replacing (30) with 
(31) during the applicable time intervals. 
 𝑃𝑠𝑤 = −𝑓 ∫ 𝑉𝐷𝑆(𝑡)𝐼𝐶𝐻(𝑡) 𝑑𝑡 (31) 
This modification is not expected to vary PSW but the 
distribution of power loss between PSW,ON and PSW,OFF. Before 
calculating the new power losses, the precision of the model in 
reproducing ICH is exemplified in Fig. 11 by comparing 
analytical with simulated waveforms. The simulated ICH and ID 
waveforms in Fig. 11 correspond to a zoom of the curves in Fig. 
6 for sample #4 with an RG_EXT of 10 Ω and 150 Ω. It is 
observed that, although IP matches perfectly, the duration of the 
plateau is larger in the analytical curves. Subsequently, a second 
order overestimation of PSW,OFF is expected. A comparison of 
waveforms during the turn-on is not presented because of the 
intricate current identification. As a matter of fact, the reverse 
recovery current flows from the power diode to the MOSFET, 
thus masking the displacement current. For practical reasons, 
the model does not recalculate ICH during the turn-on; it 
proceeds by directly adding the power loss reduction during the 
turn-off into the turn-off power loss. 
 
(a)  
 
(b) 
Fig. 11.  Comparison between simulated (solid lines) and analytical (dashed 
lines) current waveforms for ICH (black) and ID (blue). RG_EXT is (a) 150Ω 
and (b) 10Ω whereas and IDD is fixed to 4 A in all cases. 
 
Fig. 12.  Analytical PSW,SP vs. time for the cases with and without current 
diversion. Analytical VGS is introduced as a reference to identify the 
Miller plateau. (Sample #4, RG_EXT = 150 Ω) 
The impact of the current diversion on the power losses is 
inferred from Table V for sample #4 with an RG_EXT of 150 Ω. 
Even though PSW is preserved, both analytical and simulated 
methods show dissimilar PSW,ON and PSW,OFF. More precisely, 
the cases without current diversion underestimate PSW,ON by 
25% and overestimate PSW,OFF by 200%. The origin of the new 
power distribution is understood by Fig. 12, where the 
analytical PSW,SP for the cases with and without current 
diversion are compared. In the case without current diversion, 
a 30% of PSW,OFF is added at the end of the Miller plateau during 
a short time (i.e., when the IDVDS crossing takes place during 
less than 50ns). The fast plummeting of ICH with respect to ID 
avoids the additional power loss when considering current 
diversion. This effect, evidenced in Fig. 10, results in a sort of 
zero-current switching at the turn-off.   Another observation is 
the utter importance of the power dissipated during the Miller 
plateau (PSW,MP). For large RG_EXT, PSW,MP constitutes the larger 
part of PSW,OFF and it is scarcely impacted by current diversion. 
Besides the well-known dependencies of PSW,MP with RG_EXT 
and QGD, the effect of VFD is also included in the new model. 
Effectively, among other electrical parameters, a low VFD 
contributes in reducing PSW,MP. The current diversion effect can 
be of utter importance when using soft switching techniques, 
such as zero-current switching (ZCS) or zero-voltage switching 
(ZVS) where only one transient is removed.   
Finally, it is important to note that testing of the analytical 
model has been done for different values of RG_EXT from a range 
of 10 to 150 Ω and compared to their respective experimental 
waveforms in order to validate the model. It was decided in the 
end to use the waveform comparison of 150 Ω in this work 
because they are more representative in order to visualize the 
different stages proposed in the analytical mode, even though a 
much smaller value is normally used in this kind of application. 
VI. CONCLUSION 
A major breakthrough towards an accurate analytical model for 
high-voltage SJ MOSFETs is reported and experimentally 
proven in this paper. The non-linear approximation of the 
capacitances, as well as, the newly defined VFD contribute to the 
accuracy of this model, proving the importance and the need of 
a good characterization of non-linear parameters in analytical 
models. A first order approach to the calculation of ICH by 
considering the current diversion effect is introduced for the 
first time in an analytical model. As forthcoming work, we 
expect to improve the compactness and precision of the model, 
as well as, to extend testing the predictability of our model to 
other commercial SJ MOSFET and other circuit topologies. 
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